Abstract. The introduction of symbolic model checking using Binary Decision Diagrams (BDDs) has led to a substantial extension of the class of systems which can be algorithmically veri ed. Although BDDs have played a crucial role in this success they have some well-known drawbacks, such as requiring an externally supplied variable ordering and causing space blowups in certain applications. In a parallel development, SAT solving procedures, such as St almarck's method or the Davis-Putnam procedure, have been used successfully in verifying very large industrial systems. These e orts have recently attracted the attention of the model checking community resulting in the notion of bounded model checking. In this paper, we show how to adapt standard algorithms for symbolic reachability analysis to work with SAT-solvers. The key element of our contribution is the combination of an algorithm that removes quanti ers over propositional variables and a simple representation that allows reuse of subformulas. The result will in principle allow many existing BDD-based algorithms to work with SAT-solvers. We show that even with our relatively simple techniques it is possible to verify systems that are known to be hard for BDD-based model checkers.
Introduction
In recent years model checking CES86,QS82] has been widely used for algorithmic veri cation of nite-state systems such as hardware circuits and communication protocols. In model checking, the speci cation of the system is formulated as a temporal logical formula, while the implementation is described as a nitestate transition system. Early model checking algorithms su ered from state explosion, as the size of the state space grows exponentially with the number of components in the system. One way to reduce state explosion is to use symbolic model checking BCMD92, McM93] , where the transition relation is coded symbolically as boolean expressions, rather than explicitly as the edges of a graph. Symbolic model checking achieved its major breakthrough after the introduction of Binary Decision Diagrams (BDDs) Bry86] as a data structure for representing boolean expressions in the model checking procedure. An important property of BDDs is that they are canonical. This allows for substantial sub-expression sharing, often resulting in a compact representation. In addition, canonicity implies that satis ability and validity of boolean expressions can be checked in constant time. However, the restrictions imposed by the canonicity can in some cases lead to a space blowup, making memory a bottleneck in the application of BDD-based algorithms. There are well-known examples of functions, for example multiplication, which do not allow sub-exponential BDD representations. Furthermore, the size of a BDD is dependent on the variable ordering which in many cases is hard to optimize, both automatically and by hand. Typically BDD-based methods can handle systems with hundreds of boolean variables.
A related approach is that of using satis ability solvers, such as St almarck's method St a] and the Davis-Putnam procedure Zha97]. These methods have already been used successfully for verifying industrial systems Bor97b,SS90] Bor97a,GvVK95]. SAT-solvers enjoy several properties which make them attractive as a complement to BDDs in symbolic model checking. For instance, their performance is less sensitive to the size of the formulas, and they are occasionally able to handle propositional formulas with thousands of variables. Furthermore, typical SAT-solvers do not su er from space explosion, and do not require an external variable ordering to be supplied. Finally, satis ability solving is an NP-complete problem, whereas BDD-construction solves a #P-complete problem Pap94] as it is possible to determine the number of models of a BDD in polynomial time. #P-complete problems are widely believed to be harder than the NP-complete problems.
The aim of this work is to exploit the strength of SAT solving procedures in order to increase the class of systems amenable to veri cation via the traditional symbolic methods. We consider modi cations of two standard algorithms { forwards and backwards reachability analysis { where formulas are used to characterize sets of reachable states Bje99]. In these algorithms we replace BDDs by satis ability checkers such as the PROVER implementation of St almarck's method St a] or SATO Zha97] . We also use a data structure which we call Reduced Boolean Circuits (RBCs) to represent formulas. RBCs avoid unnecessarily large representations through the reuse of subformulas, and allow for e cient storage and manipulation of formulas. The only operation of the reachability algorithms that does not carry over straightforwardly to formulas is quanti cation over propositional variables. Therefore, we provide a simple procedure for the removal of quanti ers which gives an adequate performance for the examples we have tried so far.
We have implemented a tool FIXIT E en99] based on our approach, and carried out a number of experiments. The performance of the tool indicates that even though we use very simple techniques, our method can perform very well in comparison to existing ones.
Related Work. Bounded Model Checking (BMC) BCC + 99, BCCZ99, BCRZ99] is the rst approach in the literature to perform model checking using SATsolvers. The BMC procedure searches for counterexamples by \unrolling" the transition relation k steps, for increasing values of k. At each step k, the unrolling characterizes the set of paths of length k through the transition relation, and is described as a formula (without quanti ers). If no counterexample is found, the search is terminated when the value of k is equal to the diameter of the system. However, the value of the diameter is usually hard to compute, making BMC incomplete in practice. Furthermore, for \deep" transition systems, formulas characterizing the set of reachable states may be much smaller than those characterizing the set of paths. Since our method is based on encodings of sets of states, it may in some cases cope with systems which BMC fails to analyze as it generates too large formulas.
Our representation of formulas is closely related to Binary Expression Diagrams (BEDs) AH97,HWA97]. In fact there are straightforward linear space translations from each of the representations to the other. Consequently, RBCs share the nice properties of BEDs, such as being exponentially more succinct than BDDs AH97]. The main di erence between our approach and that of BEDs is the way in which satis ability checking and existential quanti cation is handled. In AH97], satis ability of BEDs is checked through a translation to equivalent BDDs. Although many simpli cations are performed at the BED level, converting to BDDs during a xpoint iteration could cause degeneration into a standard BDD-based xpoint iteration. In contrast, we check satis ability by mapping RBCs back to formulas which are then fed to external SAT-solvers. In fact, the use of SAT-solvers can also be applied to BEDs, but this does not seem to have been explored so far. Furthermore, in the BED approach, existential quanti cation is either handled by introducing explicit operator vertices, or by a special transformation that rewrites the representation into a form where naive expansion can be applied. We use a similar algorithm which also applies an extra inlining rule. The inlining rule is particularly e ective in the case of backward reachability analysis, as it is always applicable to the generated formulas. To our knowledge, no results have been reported in the literature on application of BEDs in symbolic model checking. We would like to emphasize that we view RBCs as a relatively simple representation of formulas, and not as a major contribution of this work.
Preliminaries
We model our systems as (synchronous) circuits which operate over the boolean domain. The operation of a circuit is controlled by a global clock. A circuit contains the following components: { Circuit inputs: During each clock-cycle, a circuit input receives a random value which is either true or false.
{ Gates: The output of a gate is a boolean combination of its inputs. { Latches: A latch represents a memory unit with one input and one output.
The value of the output during a clock-cycle is equal to the value of the input in the previous clock-cycle.
We use Bool to denote the domain of booleans. For a vector s 2 Bool n , we use s k to denote the k th element of s, for k : 1 k n. In the sequel, we assume a circuit with m circuit inputs indexed by 1; : : : ; m, and n latches indexed by 1; : : : ; n. The inputs of gates and latches, are connected to the inputs and to the outputs of other gates and latches. This implies that the output of a latch, in a given clock-cycle, is a boolean combination of circuit inputs and outputs of latches in the previous clock-cycle. In other words, for latch k, there is a function f k : Bool m Bool n ?! Bool, where f k (i; s) describes the output of latch k during the current clock-cycle, in terms of i and s which are the values of circuit inputs and latches, respectively, in the previous clock-cycle.
We represent the behaviour of a circuit as a transition system (S; T), where S = Bool n is a nite set of states and T Bool n Bool n is a nite set of transitions. Intuitively, a state s maps each latch k to a boolean value s k . The transition relation describes the computations performed during each clock-cycle, and is de ned by T(s; s 0 ) = V n k=1 (s 0 k $ 9i: f k (i; s)). The argument s 0 represents the \new state" of the circuit (after performing the transition), while i and s describe the values of circuit inputs, and the state of the circuit before performing the transition. The values of circuit inputs are existentially quanti ed, corresponding to the fact that they can have a random value which is either true or false during each clock-cycle.
Once the state variables under consideration have been xed, any set of states can be represented by a propositional formula that is satis ed precisely by the states in the set.
Reachability Analysis
We work with two formulas I(s) and B(s), characterizing a set of initial and bad states, respectively. We de ne the reachability problem as that of checking whether the bad states are reachable from the initial states, or in other words to determine whether there is a sequence s 0 ; s 1 ; : : : ; s n of states, such that s 0 2 I, s n 2 B, and (s k ; s k+1 ) 2 T, for each k : 1 k < n. There are two basic techniques for performing reachability analysis. Both perform xpoint iterations generating a sequence 0 (s); 1 (s); 2 (s); : : : ; n (s) of formulas.
In forward reachability analysis, we de ne 0 (s) = I(s), and j+1 (s 0 ) = 9s: T(s; s 0 )^ j (s). The formula j (s) characterizes the set of states which are reachable from an initial state by a path of length j. Notice that j is a Quanti ed Boolean Formula (QBF). We terminate if we reach a point n such that either (i) n (s)^B(s) is satis able: this means that the set of reachable states contains a bad state; hence we answer the reachability problem positively; or (ii) if n (s) =)
W n?1 k=0 k (s) holds: this implies that we have reached the xpoint without encountering a bad state; consequently the answer to the reachability question is negative.
In backward reachability analysis, we de ne 0 (s) = B(s), and j+1 (s) = 9s 0 : T(s; s 0 )^ j (s 0 ). In a similar manner to forward reachability analysis, we terminate either if n (s)^I(s) is satis able, or if n (s) =) W n?1 k=0 k (s). We observe that negation is coded into the edges of the graph, by the sign attribute. Furthermore, we identify edges with subformulas. In particular, the whole formula is identi ed with a special top-edge having no source vertex. The interpretation of an edge as a formula is given by the standard semantics of^; $ and : by viewing the graph as a parse tree (with some common sub-expressions shared). Although^and : are functionally complete, we choose to include $ in the representation as it would otherwise require three binary connectives to express. Figure 1 shows an example of a BC.
A Reduced Boolean Circuit (RBC) is a BC satisfying the following properties:
1. All common subformulas are shared so that there are no two vertices with identical attributes. The purpose of these constraints is to identify as many equivalent formulas as possible, and thereby increase the amount of subformula sharing. For this reason we allow only one representation of ( ^ ) () ( ^ ) (in 5 above) and :( $ ) () (: $ ) (in 4 above).
The RBCs are created in an implicit environment, where all existing subformulas are tabulated. We use the environment to assure property (1). Figure  2 shows the only non-trivial constructor for RBCs, mk Comp, which creates a composite RBC from two existing RBCs. We use x 2 Vars( ) to denote that x is a variable occuring in the formula . It should be noted that the above properties only takes a constant time to maintain in mk Comp.
Quanti cation
In the reachability algorithm we use the notion of quanti ed boolean formulas (QBF). The quanti ers are introduced for expressing the next set of reachable states j+1 , in terms of the current set of reachable states j . The quanti ed formulas are never stored, but immediately resolved into propositional formulas. We reduce the translation of a set of existential quanti ers to the iterated removal of a single quanti er after we have chosen a quanti cation order. In the current implementation an arbitrary order is used, but we are evaluating more re ned approaches. Figure 3 presents the quanti cation algorithm of our implementation. By de nition we have: 9x : (x) () (?) _ (>) ( ) The de nition can be used to naively resolve the quanti ers, but this may yield an exponential blowup in representation size. To try to avoid this, we use the following well-known identities whenever possible: When applicable, inlining is an e ective method of resolving quanti ers as it immediately removes all occurrences of x. The applicability of the transformation relies on the fact that the formulas quanti ed over for reachability often have this particular structure. This is especially true for backward reachability as the transition relation is a conjunction of next state variables de ned in terms of current state variables V i s 0 i $ (s 0 ; : : : ; s n ) which yields formulas that t the rule. The rst step of the inlining algorithm collects the toplevel conjunction of the RBC. This is necessary as a conjunction on the form V f 0 ; 1 : : : n g must be encoded using binary And-operators. If one of the collected conjuncts is a de nition (x $ ), we remove it from the conjunction and substitute x for in the remaining conjuncts, then re-encode the resulting conjunction as an RBC.
If inlining is not applicable to the formula (and variable) at hand, the algorithm tries to apply the scope reduction rules as far as possible. This may result in a quanti er being pushed through an Or (represented as negated And), in which case inlining may again be possible.
For subformulas where the scope can no longer be reduced, and where inlining is not applicable, we resort to naive quanti cation (*). Reducing the scope as much as possible before doing this will help prevent blowups. Sometimes the quanti ers can even be pushed all the way to the leaves of the RBC where they can be eliminated.
Throughout the quanti cation procedure, we may encounter the same subproblem more than once due to shared subformulas. For this reason we keep a 
Satis ability
Given an RBC we want to investigate whether there exists a satisfying assignment for the corresponding formula. We solve the problem by mapping the RBC back to a formula that is fed to an external SAT-solver. The naive translation, where the graph is unfolded to a tree which is linearised to a formula, has the drawback of removing sharing. We therefore use a mapping where each internal node in the representation is allocated a fresh variable which is used in place of the corresponding subformula. The generated formula is the conjunction of the de nitions of the internal nodes conjoined with the literal de ning the top node.
Example. The right-hand RBC in Figure 1 is mapped to the following formula in which the i x variables de ne internal RBC nodes:
A formula resulting from the outlined translation is not equivalent to the original formula without sharing, but it will be satis able if and only if the original formula is satis able. Models for the original formula is obtained by discarding the values of the internal variables.
Remark. The use of SAT-solvers can also be applied to BEDs, although this seems not to have been explored so far. Instead the BEDs are translated into BDDs AH97]. This is feasible only if the resulting BDD is of a manageable size. It would probably be useful to try both building a BDD and applying several SAT-solvers concurrently in order to decide satis ability.
Experimental Results
Based on our method, we have implemented a tool FIXIT E en99] for performing symbolic reachability analysis. The tool has a xpoint mode in which it can perform both forward and backward reachability analysis, and an unroll mode where it searches for counterexamples in a similar manner to the BMC package. We have carried out preliminary experiments on three benchmarks: a multiplier, a barrel shifter (from the BMC package), and a swapper (de ned by the authors). All the examples are parametrized by the size of the system. The rst two benchmarks are known to be hard for BDD-based methods.
We present only time consumption. Memory consumption is much smaller than for BDD-based systems. Garbage collection has not yet been implemented in FIXIT, but the amount of simultaneously referenced memory peaks at about 1-2 MB in our experiments. We also know that the memory requirements of PROVER are relatively low (on the order of tens of megabytes for di cult formulas). In all the experiments, PROVER outperforms SATO, so we only present the measurements for PROVER. The test results for FIXIT are compared against results obtained from VIS release 1.3, BMC version 1.0f and SMV version 2.5.3.1d. The Multiplier. The example models a standard 16 16 bit shift-and-add multiplier, with an output result of 32 bits. Each output bit is individually veried against the C6288 combinatorial multiplier of the ISCAS'85 benchmarks by checking that we cannot reach a state where the computation of the shift-andadd multiplier is completed, but where the selected result bit is not consistent with the corresponding output bit of the combinatorial circuit. Table 1 presents the results for the multiplier. The SAT-based methods outperform VIS on all system sizes. The unroll mode is a constant factor more e cient than the xpoint mode. However, we were unable to prove the diameter of the system by the generated diameter formula, which means that unroll veri cation (and BMC) should be considered a partial result.
The Barrel Shifter. The barrel shifter rotates the contents of a register le R with one position in each step. The system also contains a xed register le R 0 , related to R in the following way: if two registers from R and R 0 have the same contents, then their neighbours also have the same contents. We constrain the initial states to have this property, and the objective is to prove that it holds throughout the reachable part of the state space. The width of the registers are log jRj bits, and we let the BMC tool prove that the diameter of the circuit is jRj. Table 2 . Experimental results for the barrel shifter.
The BMC tool has to unfold the system all the way up to the diameter, producing very large formulas. In fact, the version of BMC that we used could not generate formulas for instances larger than 17. The memory requirements for a size 17 formula is 2.2 MB, and for larger sizes we received segmentation faults.
The Swapper. However, BMC does even worse, even though the problem is a strict search for counterexamples, something that BMC is generally good at. This suggests that for deep systems, xpoint methods are superior to the bounded model checking approach.
Conclusions and Future Work
We have described an alternative approach to standard BDD-based symbolic model checking which we think can serve as a useful complement to existing techniques. We view our main contribution as showing that with relatively simple means it is possible to modify traditional algorithms for symbolic reachability analysis so that they work with SAT-procedures instead of BDDs. The resulting method gives surprisingly good results on some known hard problems. SAT-solvers have several properties which make us believe that SAT-based model checking will in the long term become an interesting complement to BDDbased techniques. For example, in a proof system like St almarck's method, formula size does not play a decisive role in the hardness of satis ability checking. This is particularly interesting since industrial applications often give rise to formulas which are extremely large in size, but not necessarily hard to prove.
There are several directions for future work. Although this article deals only with reachability analysis, a similar approach can be applied to convert any BDD-based algorithm into a corresponding SAT-based algorithm. For example, we have already implemented a prototype of a model checker for general (fair) CTL formulas.
We are currently surveying simpli cation methods to maintain compact representations. One promising approach AH97] is to improve the local reduction rules to span over multiple levels of the RBC graphs. Other methods include utilizing the structure of big conjunctions or disjunctions and simplifying formulas using algorithms based on St almarck's notion of formula saturation Bje99].
Extensions to the representation by the trinary connective if-then-else, and by substitution nodes HWA97] are also under consideration. We are experimenting with heuristics for choosing good quanti cation orderings.
It is also interesting to investigate whether standard BDD-based model checking techniques, such as front simpli cation and approximate analysis, can be carried over into our domain.
